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ABSTRACT 
(16, 18, 20) is provided for use in a 
power factor controller for a three-phase induction 
motor. The power factor controller includes switching 
thyristors (10,12 14) for each mot9r phase winding and 
the phase detector for phase includes an opera- 
tional ampIifier (36) w senses the current phase 
w by sensing the voltage across the . Common mode rejection is achieved by 
between the input and out- 
perational amplifier. . put of the voltage 
8 Claims, 20 Dm&g Figures 
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FACTOR CONTROLLER 
ORIGIN OF THE INVENTION 
The invention described 
ployee of the United 
manufactured and use 
United States of Am 
without the payment of any royalties thereon or there- 
for. 
TECHNICAL FIELD 
trol systems for induction motors, and more particularly 
motor controller. 
This invention relates generally to power input con- 15 
to a phase detector for a three-phase power factor type 
In the U.S. Pat. No. 4,052,648 (Nola), entitled 
"Power Factor Control System for A.C. Induction 
Motors", there is disclosed a power reduction system 
for induction motors in which the operating power 
factor of a motor is controlled as a function of the differ- 25 the phase detector means; power factor 
ence between a commanded power factor signal and the 
operating power factor, though control of a thyristor 
connected to the motor. 
As will appear, the present invention is applicable to 
ming means for siunming the of the outputs of 
sig- 
. nal generating means for generating a power factor 
sipal; and control means, responsive to the 
output of the summing means and to the power factor 
command signal, for controlling switching of the 
power factor controllers (PFC) of this general type, or 30 switching means. ne individual phase detector means 
to other systems of this type, which require the mea- of the controller each include means, comprising an surement Of the phase operational amplifier whose inputs are connected across 
'Pect to the line in a three-wire the corresponding electronic switching means for that 
system. Other schemes have been disclosed which use 35 phase, for sensing the current phase angle for that phase 
current, or use optical couplers to sense the thyristor ing means, and generally speaking, the invention con- 
voltage while providing the required isolation. These cerns the provision of means providing positive feed- 
aPProxheS are both expensive and are sensitive to the back between the output and input of the operational 
amplitude of the current. This latter disadvantage does 4o amplifier such that switching of the output of the opera- 
not necessarily hinder the phase measurement itself, but tional amplifier is synchronized with switching of the 
does raise the Cost of manufacture by making it neces- voltage across the electronic switching means. This 
mY to stock Components Of Various sizes. A third aP- feedback means preferably comprises a resistor con- 
Preach achieves isolation by Using a *Parate Power nected between the output and input of the operational 
supply for each phase. Since the phase information from 45 amplifier. 
each Phase has to be S U m m d  in a Common amplifier in In a specific, presently preferred embodiment, a sec- 
the PFC, optical couplers (Or equivanet isolators) are ond, inverting operational amplifier is connected to the 
still required. Agah  this is obviously an expensive output of the first mentioned operational amplifier. 
technique. In addition, all of the above approaches re- Further, third and fourth operational amplifiers are 
quire two conventional zero crossing detectors (typi- 50 connected in parallel to the line side of the electronic 
cally formed by operational amplifiers and associated switching means, the output of the thud operational 
resistors) per phase to obtain a square wave and the amplifier being connected through a resistor to a first 
inverse of the square wave as synchronized with the junction and the output of the second operational ampli- 
current flow. fier being connected through a resistor to a second 
In U.S. Patent Application Ser. NO. 199,675 (Nola), a 55 junction between the output of the first operational 
single phase PFC is disclosed wherein the phase angle amplifier and the first junction. The first junction is also 
of the current is measured by sensing the voltage across connected through a diode to the output of the second 
the thyristor. This same technique is applicable to a operational amplifier and the second junction is con- 
three-phase PFC as well. However, in the single phase, nected through a diode to the output of the second 
one side of the thyristor i s  connected to the same 60 operational amplifier. The controller further comprises 
ground reference as the low level circuitry power sup- a ramp generator for each phase, a comparator for each 
ply. By simply connecting one input of the operational phase for comparing the output of the summing means 
amplifier to ground and the other input to the high side with the ramp generator output for each phase, and a 
of the thyristor through appropriate resistors, the volt- fifth operational amplifier being connected through 
age across the thristor can be sensed. However, this 65 respective diodes to the first and second junctions. 
technique as applied to three-phase sensing requires that Preferably, the inputs of the first mentioned opera- 
a high common mode voltage be rejected or ignored by tional amplifier are respectively connected to line and 
the operational amplifiers. This problem, and the solu- motor sides of the electronic switching means through 
Of current flow with re" 
either cIlfient or transformers to measure the by sensing the voltage across the corresponding switch- 
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voltage dividers for dividing down the corresponding provide a lead-lag-lead network required in stabilizing 
voltages to operational amplifier compatible levels. the closed loop control signal. The potentimeter 50, 
Other features and advantages of the invention will connected through a resistor 52 to the feedback net- 
be set forth in, or apparent from, the detailed descrip- work, provides a power factor command signal which 
tion of a preferred embodiment thereof which follows. 5 is negatively biassed to provide a difference or subtrac- 
tion signal with respect to the positive signals devel- 
oped at the outputs of phase detectors 16,18 and 20. A 
FIG. 1 is a schematic circuit diagram, partially in resistor 54 is connected between the non-inverting input 
block form, of a three-phase power factor controller of operational amplifier 36 and ground, and a capacitor 
incorporating a phase detector in accordance with a 10 56 and resistor 58 are connected to a + 15 voltage sup- 
preferred embodiment of the invention; ply terminal. 
The ramp generators 22, 24 and 26 are respectively 
of the operation of the overall system; and connected to the other inputs of comparators 30,32 and 
34 and the individual outputs of these comparators form 
of the operation of the phase detector of the invention. 15 an input to each of three gate circuits 60, 62 and 64. A 
further input for the respective gates is provided from 
the individual phase detectors 16, 18 and 20 while a 
third input is provided from a high frequency generator 
Referring to FIG. 1, there is shown a power factor 66. Gates 60, 62, 64 are electronic switches and operate 
controller phase detector constructed in accordance 20 to effect gating of the high frequency signal from high 
with a preferred embodiment of the present invention, frequency oscillator 66 through the primary windings 
as incorporated in three-phase power factor controller of respective transformers 68, 70 and 72 to the corre- 
of the type disclosed in my earlier filed U.S. patent sponding thyristors. 
application Ser. No. 199,765, filed on Oct. 23, 1980 and The outputs of gates 60, 62 and 64 are respectively 
in U.S. Pat. No. 4,052,648 referred to therein. This pa- 25 connected to transformers 68, 70 and 72. Each trans- 
tent and application are hereby incorporated by refer- former is shunted by the combinations of a resistor 74 
ence. Because the overall system is described in some and a diode 76, a resistor 78 and a diode 80 and a resistor 
detail in the application referred to above, the descrip- 82 and a diode 84. The resistor-diode combinations are 
tion here of the overall system will be relatively brief, connected atross the respective transformer primaries 
and reference is made to that application for details of 30 to suppress inductive voltages. 
the overall system. Turning now to a consideration of phase detector 16 
In the system of FIG. 1, the phases of a threephase of FIG. 1, phase detector 16 includes a first pair of 
motor (not shown), are connected to motor inputs ter- padding resistors R1 and R2 which are connected to 
minals MA, ME, and M c  and through corresponding Phase A line voltage terminal A. The junction “a” be- 
silicon control rectifier (SCR) devices 10,12, and 14, to 35 tween the resistors R1 and R2 is connected to the posi- 
the line phase terminals A, B, C of a three power line, tive input of a first operational amplifier Al. A second 
which typically provides 220 or 440 volts, 60 cycle, pair of padding resistors R3 and R4 are connected to 
A.C. from these terminals. motor terminal MA and the junction “b” between this 
Three phase detectors 16, 18 and 20 are each con- resistor pair is connected to the negative input of opera- 
nected to receive a first signal proportional to the re- 40 tional amplifier Al. 
spective phase currents from motor terminals MA, MB; The output, denoted “c”, of operational amplifier A1 
and Mc, respectively, and a second signal proportional is connected to the negative input of a second opera- 
to the respective phase voltages from terminals A, B, C, tional amplifier A2 whose output, denoted “d”, is con- 
respectively. These phase detectors each produce an nected through a resistor R9 and a diode D1 to a junc- 
output signal proportional to the current-voltage phase 45 tion point 29 of signal conditioner circuit 28. A resistor 
differential in each of the three phases. The circuitry R5 is connected between the + input and output of 
employed in each of the phase detectors is that illus- amplifier Al. 
trated in FIG. 1 for phase detector 16 and this circuitry Junction point “a” between resistor R1 and R2 is also 
is described below. connected to the negative input of a third operational 
The line phase terminals A, B, and C are also con- 50 amplifier A3 and to the positive input of a fourth opera- 
nected to three ramp generators 22, 24, 26 associated tional amplifier A4. The output “e” of operational am- 
with respective phase detectors 16, 18 and 20. plifier A3 is connected through a resistor R7 to a junc- 
One output of each phase detector 16, 18 and 20 is tion point between a resistor R6 and a diode D2, the 
connected to a signal conditioner circuit 28 whose sin- latter being connected to junction 29. That resistor- 
gle output forms the input for respective comparators 55 diode junction point is also connected through a diode 
30,32 and 34. Phase conditioning circuit 28 is described D4 to the negative input of a fifth operational amplifier 
in some detail in Ser. No. 199,765 and includes an opera- A5. The output “f’ of operational amplifier A4 is con- 
tional amplifier 36 whose inverting input is connected nected through a resistor R8 to the junction between 
to receive the control signals from the phase detectors. resistor R9 and diode D1, and through a diode D3 to the 
Circuit 28 also includes three inverse feedback circuits 60 same negative input of operational amplifier AS. The 
connected between the output and input of the opera- positive input of Operational amplifier A5 is connected 
tibnal amplifier 36, one consisting of a capacitor 38, and through a first resistor R10 to ground and through a 
one consisting of a capacitor 40 connected in series with second resistor R11 to a positive supply terminal. 
a resistor 42 and one consisting of a pair of resistors 44 Turning now to the make-up of the comparators and 
and 46 and an intermediate capacitor 48 connected to 65 gates used in the system, comparator 30, as illustrated, 
ground. Capacitor 38 provides a low pass filter for comprises a operational amplifier A6 while gate 60 
smoothing the square wave feedback control signal comprises a diode D5, resistors R12 and R13 and a 
while capacitors 40 and 48 and resistors 42, 44 and 46 transistor Q1, connected as shown. 
OF THE 
FIGS. 2(4 to 2(g) are waveforms used in explanation 
FIGS. 3 (a) to 3 (0 are waveforms used in explanation 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
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The output of operational amplifier A5 is connected The system in equilibrium is shown in FIG. 2(u). An 
to the junction between diode DJ and resistor R12 of increase in load tends to cause the phase angle 8 to 
gate 60. Ramp generator 22 is connected to the negative decrease. If 0 decreases then the widths of the output 
input of operational amplifier A6 of comparator 30, pulses of the phase detectors 16, 18 and 20 decreases 
while the output of signal conditioner circuit 28 is con- 5 (see FIGS. 2(c) and 2Cg)). This results in less positive 
nected to its positive input. voltage being fed back to summing point 29. The com- 
Before considering the function and operation of the mand voltage provided by potentiometer 50 now has 
phase detector of the invention in more detail, the over- the greater effect and causes the output of Qperational 
all operation of the basic system will be, considered in amplifier 36 to go more positive. This output signal 
connection with FIGS, 2(u) to 2 0 .  The line voltage LV 10 intersects the ramp voltage at a higher point on the 
is shown for phase A in FIG. 2(u), along with corre- ramp and increases the firing angle, thereby increasing 
sponding line (or motor) current LC, for a partially- the voltage applied to the motor. This is shown in dot- 
loaded, phase-controlled motor. The other two l i e  ted lines in FIGS. 2(u) and 2v). 
voltages and currents are, of courge, identical but Because of the high gain of operational amplifier 36 as 
ahifted 120 degrees as in any typical three phase system. 15 determined by the circuitry associated therewith, when 
The output of the ramp generator 22 is in synchronism the phase angle 0 varies only an infinitesimal amount 
with the respective l i e  voltage therefor and is shown in the output of operational amplifier 36 is caused to vary 
FIG. 2(6). It is noted that a full wave ramp is required over the entire range thereof to control the motor volt- 
for a triac or for the two SCR antiparallel scheme illus- age from full on at heavy loads to some nominal voltage 
trated. 20 at idle. 
The output of phase detector 16 is shown in FIG. 2(c) Considering the operation of the invention in connec- 
and it noted that the average value is positive. The tion with a standard 240 volt line-to-line system, the line 
output frequency of each phase detector is 120 HZ and voltage to signal ground is 240 divided by l f 3 ,  or about 
when the three outputs are summed together at 29, this 140 volts. The peak value is 140f i ,  or about 200 volts. 
coinbined frequency is 360 HZ as shown in FIG. 2 (g) 25 To be compatible with the standard operational amplifi- 
since the outputs are each space 120” apart. This is the . ers, this voltage is padded down by resistors R1 and R2 
feedback signal, and three-phase, full-wave feedback is by a factor of 20 so that the voltage at point “a” is 
required to achieve the bandwidth required for stability. typically 10 volts peak with respect to neutral. Simi- 
The feedback signal shown in FIG. 1 (g) is filtered by larly, resistors R3 and R4 pad the voltage on the ohter 
operational amplifier 36 and capacitor 38 to produce the 30 side of the thyristors 10 by a factor of 20 at point “b”. 
error voltage shown in FIG. 2 (4. When the thyristors 10 are off, there is a 200 peak differ- 
Potentiometer SO, through resistor 52, commands the ence across the device. Correspondingly, point “a” 
desired phase angle. Operational amplifier 36 sums the swings 10 volts higher than point “b” and amplifier AI 
command and feedback signals and the output thereof has no problem in switching in synchronism with this 
varies to vary the applied motor voltage as the load 35 voltage. However, when the thyristors 10 are “on” and 
changes. conducting current, the voltage across the device is 
Referring to FIG. 2 v), the two inputs to comparator typically only 1 volt. Hence, while the line side has a 
30, Le., the ramp and error signals, are shown superim- peak value of 200 volts, the motor side has a peak value 
posed. When the error signal equals or intersects the of 199 volts. This 1 volt difference must be detected and 
ramp signal, the comparator 30 switches positive. This 40 the 199 volt common mode rejected. If the resistors el, 
determines the firing angle or turn on point of the ap- R2, R3 and R4 were perfect in value so that each resis- 
propriate thyristor 10. When comparator 30 switches tor pad was exactly 20 to 1, point “a” would be at 10.0 
positive, the output thereof is blocked by diode DS of volts and point “b” at 9.950 or 50 millivolts lower. This 
gate 60 which allows high frequency oscillator 66 to is adequate to cause operational amplifier A1 to switch 
drive transistor Q1. Transistor Q l  switches the trans- 45 in synchronism with the voltage across the thyristors. 
former 68, and turns on the thyristor 10. Of course, the However, the resistors are not perfect and for the sake 
same operation occurs in the other two phases with the of economy, typically have a 1 % tolerance. Thus, under 
timing thereof being shifted 120“ corresponding to the worse case conditions, point “b” could actually be 4% 
phase in question. When the output of comparator 30 is higher than point “a”, with point “a” being at 9.8 volts 
negative, diode D5 does not block this output. The 50 and point “b” at 10.2-0.05 volts. S i c e  the common 
ohmic value of resistor R12 is smaller than that of resis- mode error of 0.4 volts from resistor tolerances is much 
tor R13 so that the base of transistor Q1 will be held greater than the 0.05 volts of desired signal, operational 
negative. Thus, transistor Q1 will be non-conductive amplifier A1 will not switch in synchronism with volt- 
and the thyristors will he held off. age across thyristors 10. 
This operation is perhaps best understood in connec- 
tiometer SO tends to cause the output of operational tion with FIG. 3(u) to 3(e) and, in which, FIGS. 3(u), 
amplifier 36 to go positive. This positive input to the like FIG. 2@), shows the line voltage. In order to detect 
comparators 30, 32 and 34 makes the comparator out- the phase of the current, the output of amplifier Al, 
puts go positive. This allows the corresponding transis- illustrated in FIG. 3(4, must switch in synchronization 
tors, i.e., Q1 in the case of comparator 30, to switch and 60 with the thyristor voltage shown in FIG. 3(6), the cur- 
turn on the corresponding thyrisors. Conversely, the rent and voltage being shown in FIG. 3(Q) as noted 
feedback signal illustrated in FIG. 2 Cg) is a positive above. The problem described above is eliminated by 
going signal and therefore tends to turn the thyristors the connection of resistor R5 between the output of 
off. The command voltage -V from potentiometer 70 amplifier A1 and the positive input thereof. This is posi- 
is nulled by the positive feedback voltage through the 65 tive feedback which forces amplifier A1 to remain 
action of operational amplifier 36. The output thereof latched in the proper polarity during that portion of 
will vary as the load changes to provide nulling of the time when the thyristors 10 are on. Resistor R5 has a 
command voltage and feedback signal. value which will typically feed 0.5 volts from the out- 
It is noted that the negative voltage -V from poten- 55 
8 
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put of amplifier A1 back to the positive input thereof as signal illustrated in FIG. 369. This signal is reproduced 
determined by the ratio of the value of resistor R5 to at point “i” in FIG. 1, i.e., the input to amplifier A5, by 
that of resistor R2. “OR” ing the signals at points “g” and “h” using diodes 
Referring to FIG. 3(b), at points ‘‘0” and “m,” the D3 and D4. As shown in FIG. 3(k), the output of ampli- 
thyristors turn off and the voltage across the device 5 fier A5 is normally positive because of the positive bias 
rises rapidly. This voltage is equal ’to the line voltage provided to the plus input thereof by the voltage di- 
minus the motor voltage and typically will be greater vider formed by resistors R10 and R11. During the 
than 50 volts. The voltage at point “a” in FIG. 1 will be interval 6 (see FIGS. 3(u) and 303, the voltage at the 
200/20 or 10 volts and will be 200-50/20 or 7.5 volts at inverting input of amplifier A5 exceeds this bias and 
point “b.” This 2.5 volts difference is greater than the 10 causes amplifier AS to switch negativk (see FIG. 3(k)). 
0.5 volts being fed back from amplifier A1 and causes The output of amplifier AS is connected between diode 
amplifier A1 to switch positive as indicated in FIG. D5 and resistor R12 of gate 60 and is “0R”ed with the 
3(4. The thyristors switch on at “n” and during the output of comparator 30. Since comparator 30 inhibits 
interval ”n” to “0” (or %” to “m”), their voltage drop the drive to the thyristors when its output is low, a low 
is low (typically 1 volt) as indicated in FIG. 3(6). Dur- I5 output of amplifier A5 also inhibits the thyristors from 
ing this interval, there can be as much as 0.40 volts of turning on. The thyristor cannot be fwed on until ampli- 
common mode error across the input of amplifier A1 fier AS switches positive at point “p” shown in FIG. 
due to resistor mismatch. This voltage, however, can- 3(k). Due to the finte switching speeds of the amplifi- 
not switch amplifier A1 negative. In this regard, ampli- ers, point “p” actually occurs later (typically 10 to 20 
fier A1 is switched positive at “m” and during the inter- 20 microseconds) than the thyristor turn off point “m” and 
Val “n” to ‘‘0,” is held latched in the positive direction “0” (FIG. 3(b)). Hence, the thyristor cannot be fired on 
by the +0.5 volts being supplied to the positive input loo%, but remains off for the short periods shown in 
thereof from the output of Al. At point ‘‘0” the thy- FIG. 3(1). This small off time has insignificant effect on 
ristors again turn off and the large rise in negative volt- full load motor performance but allows the voltage 
age is more than sufficient to overcome the +0.5 volts 25 across the thyristors to rise to a level sufficient tb over- 
of positive feedback and switch amplifier A1 negative. come the latching bias applied to amplifier A1 and to 
Further, amplifier A1 will remain negative until being cause switching thereof in synchronization with the 
once again switched positive at “m.” Thus, amplifier A1 thyristor voltage. 
switches in synchronism with the voltage across the All of the above is, of course, repeated for the B 
thyristors as indicated in FIG. 3(4. 
Referring now to FIG. 3(c) which shows the voltage As noted, the thyristors referred to above may be 
across the thyristors where conduction is allowed for either triacs or anti-parallel (oppositely poled) SCRs as 
100% of the time period. Under this circumstance, there illustrated and the specific embodiment illustrated is 
is no large voltage rise across the thyristors and hence, applicable to line voltages higher or lower than 240 
the voltage difference between points “a” and “b” is not 35 volts. 
sufficient to cause amplifier A1 to switch in synchroni- Although the invention has been described in detail 
zation with thyristor voltage. Thus, amplifier AI re- with respect to an exemplary embodiment thereof, it 
mains latched either in a positive or negative polarity will be understood by those of ordinary skill in the art 
state. Although this has no serious consequence in the that variations and modifications may be effected in this 
power factor controller of the invention, it may in other 40 embodiment within the scope and spirit of the inven- 
systems, and can easily be avoided. tion. 
It will be appreciated from FIG. 1 that the output of I claim: 
amplifier A1 is inverted by amplifier A2 (see FIG. 3 (e)). 1. In a three-phase power factor controller for a 
Further, the line voltage detected at point “a” is zero three-phase induction motor of the type comprising a 
detected and squared by operational amplifier A4 and is 45 plurality of electronic switching means individually 
inverted and squared by operational amplifier A3. The connected between the respective phase terminals of a 
corresponding outputs “c” and “e” of amplifier A1 and three-phase supply line and the corresponding phase 
A3, respectively, are summed through resistors R6 and windings of the motor; phase detector means for pro- 
R7 to provide the output “g” whose waveform is shown ducing, for each phase, an output proportional to the 
in FIG. 3 (h). Similarly, the outputs “d” and “f” of 50 phase difference between the motor voltage and cur- 
amplifiers A2 and A4, respectively, are summed rent; summing means for summing the outputs of said 
through resistors R8 and R9 to provide an output “h” phase detector means; power factor command signal 
whose waveform is shown in FIG. 3(9. Outputs “g” generating means for generating a power factor com- 
and “h” are “ORed by diodes D1 and D2 at point “k” mand signal; and control means, responsive to the out- 
to provide the phase angle feedback of one phase of the 55 put of said summing means and to Said power factor 
PFC. This signal is shown in FIG. 36). This identical command signal, for controlling switching of said 
signal is used here to prevent the thyristors from turning switching means, each said phase detector means in- 
on to 100% dury cycle an so doing, insures that suffi- cluding means, comprising an operational amplifier 
cient voltage remains across the thyrisors to switch whose inputs are connixted across the corresponding 
amplifier A1 in synchronization with this signal. 60 electronic switching means for that phase, for sensing 
Referring again to FIG. 3 (b), if the firing angle “n” the phase angle between the current for that phase and 
is advanced to correspond with “m”, the thyristor is the line voltage by sensing the voltage across said corre- 
100% conductive and the current flow provided will be sponding electronic switching means, the improvement 
continuous. There is no need to advance the firing angle comprising means providing positive feedback between 
beyond “m” since current flowing from the preceeding 65 the output and input of said operational amplifier such 
half cycle holds the thyristors in the “on” state. It is that switching of the output of the operational amplifier 
noted that the periods when there is no need to fire the is synchronized with switching of the voltage across the 
thyristors correspond to the phase angle representative electronic switching means. 
30 phase and C phase of the motor. 
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2. A three-phase power factor controller for a three- operational amplifier and said first junction, said first 
phase induction motor as claimed in claim 1 wherein junction being connected through a diode to a point 
said feedback means comprises a resistor connected connected to the output of said second amplaer, said 
between said output and input. controller further comprising a ramp generator for each 
3. A three-phase power factor controller for a three- 5 phase, a comparator for each phase for comparing the 
phase induction motor as claimed in claim 2 wherein output of said summing means with the ramp generator 
each said electronic switching means comprises a triac. output for each phase, and a fifth operational amplifier 
4. A three-phase power factor controller for a three- having output connected to the output of said com- 
phase induction motor as claimed in claim 2 wherein parator, one input of st$d fifth operational amplifier 
each said electronic switching means comprises a pair 10 being connected tbrough respective diodes to said first 
of oppositely poled silicon controlled rectifiers con- and second junctions. 
nected in parallel. 7, A three-phase power factor controller for a three- 
5. A three-phase power factor controller for a three- phase induction motor as climed in claim 6 wherein the 
phase induction motor as claimed in claim 1 further inputs of the first mentioned operational amplifier are 
comprising a second, inverting operational amplifier 15 respectivery connected to the line and motor sides of 
connected to the output of the first mentioned opera- said electronic switching means through voltage divid- 
tional amplifier. ers for dividing down the voltages on the line and volt- 
6. A three-phase factor controller for a three-phase age sides to operational amplifier compatible levels. 
induction motor as claimed in claim 5 further comprises 8. A three-phase power factw controller for a three- 
third and fourth operational amplifiers connected in u) phase induction motor as claimed in claim 1 wherein the 
parallel to the line side of electronic switching means, inputs of the fist mentioned operational amplifier are 
the output of said third operational amplifier being con- respectively connected to line and motor sides of said 
nected through a resistor to a fist  junction, and the electronic switching means through voltage Gividers 
output of said second operational amplifier being con- for dividing down the corresponding voltages to opera- 
nected through a resistor to a second junction, a further 25 tional amplifier compatible levels. 
resistor being connected between the output of the fust . * + * * *  
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